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INTRODUCTION

The gener.al u$efulness ot the computer as a scientific
and engineering tool 1s we'il established.

HoweTer, there

are situations where the expense associated with a large

computing facility
~

Gan

not

Justified.

be

For this reason

smaller organizations rely upon the use or electronic

calculators and trial-and-error methods because rigorous
aathemat1cal analysis is too costly, complicated and time
oonsualng.

However, if the exact solution to a particular

problem.

not be calcul.ated, an 1 terat1 ve approach must be

used.

C$ll

If the.problam is sufficiently difficult, the use ot

an electronic calculator may

be

1mpraot1~.

The answer for these customers lies 1n a sma11, econ-

omical general

p~ose

computer

expensive electrcmio calculator.

oost~g

little more than an

It may not be clear to the

reader that the electrorU.c ca1cul.ator and the saal.l, geDeral
purpose, digital computer haTe s1gn1t1cant di:tf'erenoes in
the areas of input-output, control and memory.

These dif-

ferences seriously restrict the widespread use of' the elec-

tronic calcu1ator and include:
1.

The input-output capability

o~

the digital compu-

ter far surpasses that ot the e1eotron1o

to,r.

oalou~a

The calculator relates the results of its

ca1cul.at1ons to the user via a temporary, visual.
d1spla7.

If the operator wishes to make a per-

manent record of the
ally.

re~ulta.

he must do so manu-

'!'his slows the operation o£ the calculator

.~..

~. ~4 QP~~'·••·lf'ri::)ing.~,.~cl~:oxill~\1-.n~.r;
~ 40P'Y~::p~~tt·-a. p,~1a~~~·a.lM·

"

11.t

.-o~ ~ ·~~"" tfb~q.h ·~ be· ~\wtQJ111Ad..:<f:tctll1 ~ xQAl.•
~tG,~. lt!R4~ ~ l;:I!.QICU~.ae&. ·~~ . P:~~~~
~ ~~ c~~~~~~t;~..,
th~

an error
a

computers

smal~est

a

.·.on ,,tho !~'I;M.:r..-~d, even

c~rrent~y ava1lab~e

provide

rree, tjpewritten copy of the results of

computation and at a much faster rate than hand

copying.

A

electronic

~Jecond

input-output limitation of the

ca~culator

is its lack of a full alpha-

numeric input-output capability. The typewritten
input-output ot •he digital computer provides this
desirable feature.
2.

The digital computer's instruction set· is much

more flexible than that of the electronic ealcula'tor.

The keyboard of a typical el.ectronlc cal-

culato-r contains nwaerous keys, each aasoc1ate4
with a partioul.ar instruction.

In ad.d1 t1on to

arithmetic instructions, these frequently include
trigonometric and logarithmic runctions.

In com-

parison, the instruction set for the computer in-·
eludes all. the major calcUlator instructions plus
·others more basic to the internal organization of
the computer.

In the hands o"f a progr&IDDler fa-

m11.1ar with the organization of the computer, these
basic 1nstruct1Qns ma1 be combined to expand the

capability of the computer far beyond tbat of the
calo:aJ.a tm:.

3.

Fina1~y,

the electronic oalcu1ator lacks the exten-

sive internal program and data storage capability
o~

the digital

c~puter.

This 11a1ta its

use~ull

ness to solVing problems which can be stated with
brief sequences

or

keyboard instructions.

4
II.

LITERATURE REVIEW

one manu:facturer of both el.ectron1c calcu.lators and
digital.

compu~ers,

Hewl.ett. packard, 1s trying to overcame

the limitations of the el.ectronic cal.cul.ator.

1

They plan

to o:f:fer an electrostatic output printer option which copies
the visibl.e.display or their new model 9100A cal.cul.ator onto
special paper.

This

option~

of course. will increase the

$4 9 900 price of the basic el.ectronic oal.culator thus making

the digital. computer appear more favorabl.e to the cost consoious customer.
The HP9100A calculator is an excel.lent example of the
state ... of-the-art of the electronic calcul.ator.

It proVides

logarithmic, arithmetic and trigonometric fWlctions with a
s1ngl.e key stroke.

Resul.ts of calculations are displayed on

a cathode ray tube in either fixed or :floating point form at
the user's option.

Either form. provides ten s1gn1g1oant de-

CiiJlal. digits of' preo1.sion and the rl.oating point form allows
exponents over the range l.o- 98 to 10+99.
A magnetic core memory containing 23 registers is proVided for program storage.

A maximum of 196 program steps

may be stored in the calculator at any one time.
oont~ned

A sel.f-

magnetic card reader/recorder records programs

from the computer's core memory onto magnetic cards :for
storage by the user.

It also reads programs from cards into

core memory :for execution.
A oustom.er w1sh1.ng more 1nput-out.put capability,

5
increased program storage capacity and more programming
flexibility than a calculator can provide has few low cost
computers to select from.

His least ex-pensive choice would

be the PDP-8/L, one of the family of

PDP computers manufac-

tured by the Digital gquipment corporation.

2

The PDP-8/L

is a low cost, serial version of the parallel organized
PDP-8 and_ sells :for $8, 50·0.

Basically, the PDP-8/L is designed for use as an
independent information handling facility.

It has a binary

organization and its memory size is a standard 4,096, twelve
bit words exp_andable to )2,?68 words in 4,096 word increments.

A Fortran symbolic compiler is included with the

basic 4,096 word memory and performs the clerical work of
translating the Fortran version of the problem statement
into an object program in machine language.

It 1s interest-

ing to note that with all other things being equal, the
change from the parallel organization of' the PDP-8 to the
PDF-8/L's serial organization yields a volume reduction in
the computer of more than two to one.

This reduction

clearly indicates the importance of the organization o:f the
computer in determining its size.
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III.

JESIGN OBJECTIVES

It has been shown that a growing market exists
saall, econom1ca1~ general.·purpose oom.puter.

~or

a

And in its

present rorm, the electronic calculator 1s unable to fulfill
the deJDands o-r this market.
inherent
. I

l~itat1ona

.

Th1s is primarily due to the

of the electronic calculator which were
.

described in tne introduction.
The PDP-8/L digital computer overcomes most of the restrictions o£ the electronl.o cal.culator.

However, it will

be shown in the sections which follow that its system organ-

ization d.1£ters significantly from the system org.anlzation
obtained using the following design objectives:
1.

the cost and size o'f the computer must· be minimized.

To compete successtul.ly with existing desk-top
computers. the cost must be held below $10,000.
2.

The computer's oapab1l,1t1 must be easily expand-

able by the user.

3.

In spite of its increased capability, the digital
computer must be as
tro~c

As one
de~1n1t1on

s~ple

to operate as an elec-

calculator.

~ght

suspect, the entire design cycle of system

and design implementation couJ.d not be adequately

treated in one thesis.

For tills reason onl.y the computer's

S7stem definition 1s determined here.

The conclusions of

this paper serve as the foundation tor a companion thesis
titled "System Design of a small. Economical. General Purpose

7

computer~ by stephan N. Barr1s.J

oue to the unavoidable

1nterdependance of these two theses, numerous references
are made to Mr. Barris' thesis.
The scientific and engineering applications intended
for this computer require a floating point input-output
capability.· This is primarily due to the vast range of
physical constants frequently encountered in the solution of
engineering problems.

Trigonometric and logarithmic func-

tion generating subroutines must be provided 1n addition to
a normal fl.oat1n;o:. point arithmetic capabil1 ty.
user should be able to

~enerate

Also, the

and store his own frequently

used subroutines.
'rhe :following instructions, shown with thelr mnemonic

representations in parentheses, are considered adequate :for
the solution of most engineering problems:
A.

B.

c.

Proe:~ram

Control Instructions

1.

unconditional branch (U8H)

2.

conditional branch {CBH)

).

pau~e

4.

stop (STP)

5.

D

>K test (GTK)

6.

D

<K test (LTK)

(PS~)

Print Instruction
1.

print data (PRD)

2.

print alpha-nu.er1c (PRA)

Arithmetic Instructions
1.

add (ADD)

D.

E.

F.

2.

subtract (SUB)

).

aul.t1ply (MPY)

4.

divide (DVD)

5.

absolute value (ABS)

Memory Reference Instntctions

1.

read D (REO)

2.

store D (STR)

Trigonometric Instructions
1.

sine 0 (SIN)

2.

cosine D (COS)

3.

hyperbolic s1ne D (SNH)

4.

h.yperbolic cosine

5.

arctangent D (ATN)

D ( CSH)

Logarithmic Instructions

1.

exponentiate (base e)

2.

na.tural logar1 thm (LOG)

(EXP)

A description of each instruction can be found in sect1cm

v.

Since the use of' an assembler was anticipated, each
instruction was assigned a unique three character
representation.

mnemo~c

The use of an assembler allows the user to

code his instructions in a. symbolic language.

The assembly

program then translates the symbolic Language problem statement into its machine code equivalent.

The use of an assem-

bler has become standard practice
compu~ers.

The advantage is that the symbolic language 1s

more mea.nlngful and convenient to the user than a num.eric
qode.
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IV.
A.

DESIGN TR.ADEOFFS

SERIAL QR PARALLEL

Figures 1 and 2 represent serial and parallel basic
processor organizations respectively.

Both processors are

designed to add the contents of the A and B registers and
place the .resul.t in the D ·register.

In figure 1 only the least significant cell of the A,
B and D registers is serviced by a

register consists of four cells.

full adder.

But each

Therefore, the contents of

the three mos1; signi:ficant cells o:f each register must be
sequentially shifted into the least significant cell and
theri added.

Clearly, four add-shift cycles are

req~1red

to

accomplish the addition using only one full adder.
Figure 2, on the other hand, shows the same three
registers but .four full adders have been included.

gach

adder services a particular cell of each of the A, B and D
registers.

In this case the addition of all four cells of

each register takes place simultaneously. in the time it
takes to add only one cell in the previous example.
A comparison of these two illustrations indicates that
the parallel organization enjoys a distinct speed advantage
since 1t requires one-fourth as many separate additions as
the serial organization to obtain the same result.

However,

the serial organization requires one-fourth as many rull
adders.

As the number of cells 1n each register increases,

10

SERIAL ADDER

F.A.

CONTROL

'---"o•

SUM---'

Figure 1.

serial Adder

PARALLEL ~DOER
CONTROL

Figure 2.

Paral.lel Adder .

11

the number of adders saved by using a seria1 processor
increases.

Components thus eliminated represent system

cost and size reductions •. ·

It will be shown in later sections that both the serial
and parallel organizations require that the At B and
isters right shift.

cons~quently,

o

reg-

the components necessary

to shift each register in figure 1 are not included here as
a penalty for selecting the ser1a1 organization.
Other indirect advantages of the serial organization
include improved circuit reliability and reduced power consumption.

3oth of these advantag,es are directly related. to

the fewer number of components associated with the serial
organization.

In addition, lower power

cons~ption

permits

a smaller, less expensive power supply to be incorporated
into the system.
Since speed was not cited as a design objective, the
numerous advantages presented for a serial organization make
its use in this application imperative.
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B.

BINARY

Q!! DECIMAL

Two potential probl.em areas were evident iDlDled1ately
after attempti:ng to define·· the number system to be used
w1 thin the basic processor.

1.

'rhese areas included:

conversion from a decimal input-output format to
the internal. number system and

2.

basic processor compl.exity inherent with each
system.

Both binary and decimal number systems were considered.
The user has a great deal of freedom in specifying
Figures 3, 4 and 5 illustrate the variety of

input data.

allowabl.e input formats.

Figure 3 indicates that an input

data word consists of two parts in its most general form.
The first is a signed decimal number of variable 1ength.
The second part may or may not be included as shown in figures 4 and 5.

If included, i t represents the value of the

exponent mul.tiplier of the first part.

If this second part

is omitted. the input data word has a fixed point form, see
figure

5.

A11 input data is internally converted to the

floating point form before being stored.

However, two d1s-

sim11ar internal representations can be obtained depending
upon whether a binary or decimal radix is selected for the
internal nuraber system.
Figure 6 illustrates a decimal floating point representation of an internal data word.

Note the similarity in

form between this and figure 3, the most general input data

13

+6734. 127E+06
LFRACTIONAL PART

Figure ).

ILExP

PARTJ

General Input Data Word .t""orma.t

67.5E+16
Pigure 4.

Input Data Word With Reduced Precision

+27.653
.Figure 5.

Input Data word With Fixed Point Form

14
format.

The rraotional part or r1gure

6 is always preceeded

by a decimal point and consists of seven, binary code4 deci-

mal groupings, hereafter called digits.

As with any float-

ing potnt word, the fractional part provides the significant
information with the decimal point in a convenient location.
The exponent part is used to locate the
the decimal point relative to its

aot~l

oo~v$nient

position of

location.

It will be shown in the input-output section Qf this
paper that

~

that shown

~n

decimal internal data word representation like
figure 6, offers a minimum of input-output

data conversion problems.

The reason for this can be traced

to the fact that the radix of the internal number system and

that of the input number system are

t~e

same.

Thus the in-

tegrity of each input character is preserved and both the
fractional and

e~onent1al

parts of the input data

be encoded serially, by character.

wo~d

ean

The entire conversion

problem becomes one of:

1.

detecting the position of the input decimal point
and repositioning it at the head of the

fraction&~

part of the input data word
2.

inserting enough trailing zeroes in the fractional.
part of the input data word to make it conform to
the general case, see figure J

).

inserting an exponent zero into those input data
words which have a fixed point form, as in figure 5

These are sof.tware cons1.derat1ons which can be handled quite
readil.Y by a machine with a serial-by-character organ1zat1.on.
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A considerabl.y more compl.ex conversion is required
whenever the radix of the internal number system differs
fro~

that of the input

n~ber

system.

For the case where

the input number system is decimal and the internal number
system is binary, the following example clearly indicates
the conversion difficulty.
Problem:

The basic structure of a binary internal data

word is illustrated in figure 7.

Given a decimal, floating

point input data word similar to figure 3, generate the
binary floating point equivalent form.
Input:
Obtain:

.

+.)67,12),4 X 10

6

(1)

+.101,100,110,100,001,001,101 X 2 1 9

(2)

where expression (2) is the binary floating potnt fora which
is equivalent to expression (1).
Through either a hardware or software conversion operation, the decimal fractional. part of expression (1) is
transf'ormed 1.nto its binary fractional equivalent form.
Result:

+.010,111,011,111,101,111,001 x 10

6

(3)

Note that the binary (base 2) fractional part of expression

(3) is being mult1pl.ied by a decimal (base 10) exponent.
Since powers of ten no longer have any significance when
applied to the binary fractional part, the exponent part must
also be replaced by one which deals in powers of two.

How-

ever, exponent conversion from decimal to the binary equ1 ..,._
alent

wil~

entail DlOd1f1cat1ons to the fractional part

16

.±. 6 178302±036

"Cti1~ ~r

t·

0110
...._EXP PART--'

FRACTIONAL PART

peoimal. Point (understoo<;l)

Figure 6.

oeo1m.al Internal Data word Representation

±.8362984±1 15

t
•

'

~

•

±· 110,101,100,001,011,110,101
FRACTIONAL PART

~

1

± 001,110,011

O.EXP PART_,

Binary Point (understood)

.Figure 7.

Binary Internal .oata :Word Representation

1'7
of expression C3).

Reducing the exponent by one will. re-

quire the fractional part of expression (J) to be multiplied by the binary

eqU1~lent

of the

d$c~l

After

ten.

each of six such cyel.es the results are:
cz:cle 1:

+.111,010,101,111,010,101,1i1

X

22 X 105

czole

~~

+.100,100,101,110,011,000,111

X

26

czcl.e ):

+.101,101,i11,000,111,111,001

X

29 X 10 3

Clol.e 4:

+.111,001,010,111,001,110,111

X

212 X 10 2

czcl.e 5:

+.100,011,110,110,100,001,010

X

216

czcle 6:

+.101,100,110,100,001,001,101 X 219

104

X

X

10 1
(4)

The frac.tional. part of expre.s.s1 on ( 4) has a decimal

fractional. equival.ent of +.700,232,0 which clearly differs

:troia the :fractional. part of expression ( 1).

The exponent

part or expression ( 4) has a decimal. equ1 valent ot 524,288.

The product of these two decimal. equivalents yields +.367,
12),4 x 10 6 which is the desired result.

DUring this conversion numerous fractional. part overfl.ows are generated with each m.ul.t1plicat1on by ten.
req~res

that oversized registers be

the overflow.

~pleaeuted

This

to retain

To convert from decimal to binary. as tn the

above example, binary multiplication and addition are re-

qUired.

Similarly, during output conversion :from binary to

deciaal, d1 T1s1on and subtraction are necessary.
As was stated earl1.er, there are numerous hardware and

conversion schemes described 1n the literature for
eonven~ :from binary to decimal and back -.gain. 4 aut none
sor~ware

18
deals

~th

the.problem or converting an entire floating

point dec1ma1 representation into its binary floating point
equivalent form.

In the

~xample

above, the mechanical oper-

ation of conversion from decimal to binary played a very
small part in the entire conversion operation.

Hence, the

conversion of a floating point input word remains a software problem.
From a hardware standpoint, a binary internal organization enjoys certain advantages over its decimal counterpart:
1.

A binary internal data word utilizes storage facil-

ities more efficiently.

For example, a twenty cell

register is required to attain a precision of one
p~t

per

~111on

using a binary internal data word.

on the other hand, a decimal internal representation would require a twenty-four cell register to
achieve the same precision.
2.

A second advantage of the binary internal. data word
lies in the design of the basic processor.

Figures

8 and 9 represent the contents of the basic proces-

sor tor binary and decimal orsanizations, respectively.

Note the relative compleXity of the decimal

adder in r1gure 9 as compared to the binary adder
in figure 8.

However, the state-of-the-art of in-

tegrated circuit logic modules is such that the
size and cost penalties of the decimal organization
are minimized.

Considerations which favor a decimal internal organization include:
1.

The ease with wh19h a full alpha-numeric capability
can be implemented on a serial by four-bit-character
machine.

The way in which this is accomplished in

this computer is described in detail in the section
which deals with input-output.
2.

The decimal organization provides the advantage of
preserving the user's input data in a form which he
can easily recognize.

Without resorting to the

messy conversions described

e~rlier

in th1s sec-

tion, the user can step through his program in a
diagnostic fashion and follow data through the basic
processor.
In conclusion a decimal, serial-by-character machine
organization was selected for this appl.1cat1on.

The hard-

ware requireme nts of the decimal o rganization could be
tolerated much more easily than the sortware sophistication
required by the binary organization.

20

Al

B1

F .A.
SUM

FLLOIP ~......-.t CONTROL
p

CARRY

~----------------~ F

01

Figure 8.

A3

Binary Basic Processor

B4

A1

A2

B3

Bl

INPUT LOGIC AND

INPUT LOGIC AND

BUFFER REGISTER

BU?FER RF;GISTER

CARRY

CONTROL LOGIC AND LOGIC TO
COMPENSATE FOR UNUS'ft: D BCD STATft~S

LOGIC AND BUFFER REGISTER

D3
Figure 9.

02

01

Decimal Basic processor
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C.

MEMORY

With application to this computer in mind, the most
important characteristics of any memory system are its cost
and size.

Additional considerations of complexity, storage

capacity and access speed were determining factors in the
final choice. of memory type.
Al.though magnetic tape drives, magnetic drums and discs
have the lowest cost-per-bit of storage of any of the popular memory systems, the initial investment is generally
quite high.

Until many millions of bits of storage are re-

quired, this initial investment can not be spread over a
large enough base to make their consideration worthwhile.
In addition, these devices have access times in the millisecond to second range and are physically, quite large.
The floating point, serial software control system
employed in this computer requires many memory cycles to
perform even the most basic arithmetic operations.

In some

instances, mult1pl1cat1on or division of two large numbers
for example, the execution times would become proh1b1t1vel.y
l.ong unl.ess a fast access memory were employed.

The ferrite

core storage system was the next memory considered.
Using random access ferrite-core storage. memory systems with access times in the microsecond range are common.

several thousand words can be stored in a single magnetic
core storage

asse~bly.

By empl.oy1ng many such assemblies

quite l.arge capacities can be obtained in a practical.

Z2

manner.

The cores themselves are relatively inexpensive.

Many other memory systems are available to the systeme
,engineer but are not pra.ct.ical in this particular application for reasons of physical size or availability.
I

Some of

these memories include magnetostrictive and accoust1c delay
lines and punched cards.

Also, more in keeping with the

state-of-the-art of magnetic memory systems, woven ferrite
electroplated copper wire memory systems have recently been
introduced.5

These memories have exceptionally fast access

times and can be assembled

~sing

equipment similar to that

used to weave.cloth. thus greatly reducing assembly costs.
A ferrite-core memory system was selected for use 1n
this application due to its small size, availability and low
cost.

An effort was then made to define a memory organiza-

tion which would permit a simplified sense amplif'ier design.
The proposed memory organization is a hybrid con:figuration
providing word organized read and coincident current write
capability.

Since the proposed organization is word organ-

ized during the read cycle, it is free of the read disturb
voltages generated in coincident current organizations.
This improves the quality of the input signal to the sense
amplifier, thus permitting the use o:r a less sophisticated
and less expensive sense amplifier.
To achieve this organization the read/write drivers
must assist 1n the task of memory address decoding.

In

spite of this extra duty the number of read/write drivers
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required to interrogate the word organized memory stack was
reduced to a minimum, to that of a conventional. coincident
current memory of equal

s~~e.

At the same time the final

level of memory address decoding logic was eliminated since
the read/write drivers now perform this function.
Since the read/write_ drivers

al~o

address decoders, the capacity of the

function as memory
m~mory

stack is a

factor which must be considered in the minimization of the
entire memory address decoding logic.

The use of drivers as

decoders prevents the memor1 capacity from being changed·
W1thout a corresponding reevaluation of the remaining memory
4ddress decoding logic.

With this in mind, the memory

capacity was fixed at twenty-five hundred words.

This pro ...

vides approximately one thousand memory locations for
operator stored programs while the other fifteen hundred
locations are reserved and hold the software control system
and subroutines.
Figure 10 represents a simplified block diagram of the
proposed memory organization.

It can be seen from the illus-

tration that the memory address register 1s divided into two
equal parts.

An address decoder is associated with each half

of the memory address register.

The output of each decoder

1s used to select one of the read/write current switches on
each side of the illustration.

For a current path to exist

through the memory plane, one of the left hand switches and
one of the r1.ght hand switches must be energized simultaneously.

Depending upon whether a memory word is to be

read or stored, the switches pass current to the right or
left respective1y.

This current is of sufricient magnitude

to sw1 tch each core on the.. selected line during the read
cycle but 1s restricted to one-half the amount required to
switch the same cores during the write cycle.

The write

drivers associated with the memory buffer register supply
the additional required one-half switching current to the
selected cores during the write-cycle.
To take full advantage of the characteristics of the
proposed memory

organizati~

the number of read/write dri-

vers shown on. the left side of figure 10 shou1d equal the
number shown an the right.

Symmetry requirements restrict

each half of the memory address register to the

value.

s~e

maximum

In particular fifty read/write drivers an each side

of the memory stack would permit (50) 2 • 2500 words to be
addressed, the desired memory capacity.

Therefore, a modulo

fifty memory addressing scheme was established.
The proposed memory organization is not without its
disadvantages, however, since it 1s not easily eXpandable.
For those applications which require more than the one
thousand memory locations set aside for program storage, the
~se

of a low cost, peripheral memory

~t

1s required.

A

paper tape reader/punch 1s a good example of such a unit.
It ofi"ers the add1 t1onal advantage
generate a paper tape

11s~ing

or

allowinp: the user to

of his favorite prosrams, thus

freeing the computer's core memory for general use.

It also

allows the user to generate programs which would otherwise
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be too massive

ror the small computer to handle.

case the user must
them in

phases~

s~gment

In this

his long programs and execute

Using thi.s procedure, programs of unlim1 ted

length can be accommodated.
When it becomes necessary to segment large programs a

common storage area is normally reserved in the computer for
use as a data

of the

prog~

buf~er

between program segments.

Each segment

uses the common area to obtain its inputs and

to store its results for use by Later segments.

This tech-

nique of treating large programs as a series of smaller ones
finds wide use in small computers where magnetic disc and

magnetic tape un1 ts serve as the au.x1.11ary memory un1. ts.
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D.

WORD LENGTH

Having decided upon a serial-by-character, decimal
organization for the computer and a ferrite core memory, the
next most important consideration was to define the memory
word length.

The selected word length would have to be com-

patible with. the instruction word format, the data word format and the memory capacity.
It is common

pract~ce

in small computers to allow suffi-

cient me•ory word length to $tore an entire instruction
address in one memory location.

~r

This avoids the repetitive

read/write cycles which would otherwise be required to obtain
a complete

reoor~

from memory.

Larger word lengths contain-

ing numerous instructions are also

f~asible

but their use

would require additional memory sense amplifiers.

The memory

capacity of twenty-five hundred words, which was determined
in the previous section, would requi.re a memory word length
of sixteen bits (four binary coded decimal digits).

Since

slightly over one humdred micro and macro-instructions are
anticipated, this would be more than adequate for instruction word storage.
An examination of the decimal internal. data word illus-

trated in figure 6 shows that it consists of two distinct
parts.

It will be shown in a later section that the ex-

ponent part is always required by the basic processor before
the f'raot1onal part.

Therefore, the exponent part is stored

in one memory location while the fractional part is stored 1n

28

two other locations.
fraction~!

Two locations are required for the

part since it consists of more than four s1gnif-

ican.t d1gi ts.

~rhe

se three.. locations are always located

adjacent to one another and therefore on1y the address of
the exponent part need be specified.
In addition to being compatible with the present· internal data word length, the four dig:1t (sixteen b1t) memory
word length can be adapted to allow extra precision arithmetic.

This would require that additional four dlgit

increments be added to the fractional part of the data word
1n figure 6.

Therefore, instead of three adJacent

~emory

locations being required to store one data word, four, five
or six may be used with appropriate software modifications.
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acoomp~ished

Digital computer cqntrol can be

through

the use of hardware state 'counters or sqftware instructions
stored in memory.

Hardware control is expensive and is

primarily utilized when the operation to be controlled requires rew counter states or when fast control system response

~s

essential.

Also, once a hardware control system

has been established 1t can not be easily modified by the
user.

Software control systems, on the other hand, are ex-

tremely f"lex1ble and add

ne~ligibly

to system cost once the

requirement ror a memory f"or program and data storage has
been established.

Since a software control system consists

of sequences of instructions stored in memory, 1t can be
~od1f1ed

at will by the user.

Figllre 11

illustr~tes

the hiera:rchy of instructions

which has been established within the computer.
1zation con$ist.s of seven different levels.

The ore;an-

:..11th the excep-

tion of level seven, the instructions shown in each level
CQnsist of combinations of' instructions from higher-numbered
levels.

All the instructions shown in

~icr 0 -1nstructions

lev~l

seven are

and thus represent the most fundamental.

level of communication with the

com~uter.

A description of

ea0h of these micro-instructions can be f'ound in section

v.

The micro-instructions listed in level seven do not
l"epre~ent

puter.

all.the micro-instructions wh.1ch exist in the com-

This list includes only those

1n~tructions

which
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LEVEL 1
LEVEL 2

LEVEL

LEVEL 4

3

*Hyperbolic Sine
*HYperbolic Cosine

*Exponentiate
*Logarithm
*Sine
*Cosine
*Arctangent

*Add
*Subtract
*MUl.ti.pl.y
*Divide

*Print Data
*Fr1nt Alpha-numeric
*Read D
*Store D
(BND D)
(CLEAR D)

Ik~VEL

5

*Absolute Value
(L8(D) • R8(D))
(R8( D) .. LB{ D))
(D(4) + K • D)
( MAG ( D -

LEVEL 6

K)

> 0)

*Stop
*Pause
*Unconditional Branc~
*Conditional. Branch
*D > K Test
*D < K Test
(P4(A) • A)
(P4(D) • D)
{P4(A~ D) - A, D)
(P4(A,B~D) - A,B,D)
(H(A) • L(A))

(A(4) + B(4) • 0(4))
LEVSL 7

14-

--

10

g3

6

3

2
2
1

--

--

z

Register :Nicro-instructions
Register Micro-instructions
B Register Micro-instructions
D Register Micro-instructions
M Register 1-11 cro-ins tructi.ons
N Register I\1~cro-instructions
R Register Micro-instructions
Y1 Regi.ster Micro-instructions
Y2 Register Micro-instructions
QB Register Micro-instruction
A

Figure 11.

Computer Instruction set
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affect the basic processor.

others, which

~ftect

only the

computer's control and memory sections, are defined in the
literature.)
The execution of each micro-instruction produces a simple information transfer in the computer.

When a particular

sequence of' micro-instructions occurs fre_quently in a program,
it may become more economical from a memory utilization
standpoint to define them as a micro-program or subroutine.
Each occurrence of these instructions 1n the mainline progran
is replaced by a call to execute the subroutine.

Provision

must be made in the subroutine to retain a return address to
enable the execution of the mainline program to

r~sume

after

the subroutine has been executed.
once a subroutine has been named and defined in terms
of micro-instructions it becomes one of the total set of instructions available f'or creating even more sophisticated
subroutines.

The micro-programmed subroutines which were

developed to conserve memory space are also defined in section V and are shown in figU+e 11 in parentheses.
The micro-instructions and the micro-programmed subroutines were logically combined to create the user-level
instructions postulated in section III.

These mnemonic user-

level instructions are marked with an asterisk 1n .figure 11
{and normally are the only instructions available to the user
:for wr1 ting prog r&+ns.
The op,e ration of

stor~ng

instructi.ons in the computer • s
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memory requires the use of a software subroutine.

Since

this subroutine must be initially loaded into memory manual.ly, direct user ad.dess to the memory buffer and memory address registers is required.

The actual loading program

reqUires about fifteen instructions, however, some of these
instructions involve micro-programmed subroutines.

The total

amount of memory which must be manually loaded is approximately one hundred locations.

once the loading Erogram is

stored, the remainder of the fifteen hundred locations reserved for the software control system can be

loaded under program control.

automat1cal~y

. p

1

Five modes of operation have been provided for 1n the
design '¥Sf

~-.he

.eODtJiute'l".r' ·'Jhese includ"& run. list, input,

paase>···ad' :lftop.
sfft"att~.:~C>d!i"l!d.

assooia~d

Each mdde 1s

Wi.·th a pushbutton

on the 't'rcmt panel of the computer.

If . t-he

uS'Cd'~el~w

the fnpll't

foN.ftT•z~u;s·

choices 1*lude data f'orm.at, 1•straet1on .tom.at

~mGde,

consistent with the

,,lrJ~~

he must aliso specify the input

requirement of user conven-

bas~o

"'

ienoe, a start-up subroutine has been established to guide
,.<1!-l

tl'_le

~·l~~

•'i

""~

;_,,''

~

O,V~t"a:~r .·t~rough ~, relat~ vely simple

using these modes of operation.

turn-on procedure

When power is first applied

to the :.cOBipd.teli'; ''the mao:ry address register assumes toe
st'ate'l!lBero, ·wh11GJ\

ot

1s'~he;.•d.aress

tnf!' ..:i'1lji.#·-q,j.~ subil'eut1'1tfte:

the tlrst 1nstruetio:ll in

When the operator• depresses.tthe run

bui'&M, tfte, ··start subroutine ·ts executed~ ., The keyboard:.
t)'i5esn•~pg(]!'PY

AN' INITIAlb ADDRESS" attc! ·the comp11ter enters

the piufe ~~aeae tutd ·waits 'for a response from the operator.

The·"·ofjera'lo:F ·'-types in

~he

startin8 addre_.s li.fter' which Cbe · .

k~:fbSfiM 1 ifJes•¥~U!LECT RUN,'· EIS'l'-!Oft INPUT .. !and

pausesi ;: :)!If

the :dpefa:&ei-lfwisftes ·to :.exeoa:te a program which he has earlier

stored in the computer's

! n !' .!<~all!\ "·
· "':
depresses the run button.
.:,.,~~r

.1

~

t~:

"'*'·l:"S

,.,

.

stq~ed 1n the c~puter's
i ~ J
l' i[•f' ,;,. l ;~ t !! ,l" ..
"'
•·

~emory

·

at the specified address, he
''

·•.· :-..

.: ~·

;_

If he wishes to learn what ls
,~ • :!'l · · ,. ;·

t

·"' 1~ •.

,.

:

t

memory beginning at the address
'

·' "H'ii

!

.!

.•

~t

~:

•·. ',

' ••

·

which he has specified, he depresses the list button.
'nda rd

~1

r

f' ~ 1

'

;

'' }. ll,'. ,l i

L

;~~

, •

!J

:

.

'~

:,:

~

r

I!';

If

II'

·r

t~!r~g~g~oru:::nt•.J.t~, !!~ore 1nf~rm~;~o~~ ln -~he _c~puter's

memory he depresses the input button then one of either the
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text, instruction or data pushbuttons associated with the
input mode.
The two modes remaining to be described are actually
micro-1nst~ctions

which have been made available to the

operator for manual program control.
depressed when

th~

The stop button is

operator wishes to stop the execution of'

a program or discontinue loading memory locations sequentially.

This resets the memory address register·to zero,

the address of the first instruction in the start-up subrout.1ne.

When the stop instruction is encountered during

the execut.ion of a program, all calculations cease and the
computer is reset as if' to run a new program.

lt is frequently desirable to have the execution of' a
proF.ram stop while the operator inserts data or checks his
progres~.

In

this case, the operator may find the pause

button useful.

Unlike the stop button, the pause button

does not reset the computer.

Theref'ore, program execution

may be resumed where lef't off by depressing the run button.
If a pause
the

~s

oomp~ter

encountered during the execution of' a program,
waits for instructions as 1t did in the start-

up su.'broJ.tt1ne

de~cribed

earlier.

Inf'ormat1on tr$llsfer between the computer and the keyboard oooura serially-by-character via the input-output
buffer register.

Each keyboard, character is encoded in the

stand-.:rQ. ASCII format, requiring at least seven b1 ts per
chl!lracter.

D\.te primarily to its length, this code was not
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used extensively within the computer.
v1ation

tec~que

Instead, an a.br1e-

was devised and applied to the ASCII code

to minimize the system hardware requirements.
Figure 12 illustrates the ASCII code for the decimal
characters zero through nine.

The valqe of bits bl ••• b? is

defined by the ASCII code while bit b8 has been added and
assigned the value zero.

3Y creatin,e; an eight oit code,

each decimal character occupies two complete dig1t positions
in the input-output bu:f:fer register during input.

It can be seen from figure 12 that bits b5 ••• b8 are
identical for each decimal character.
tribute

nothin~(

Therefore, they con-

towards determining which of the ten char-

acters is intended by a given code and Qan be disregarded.
The bits which remain, bl ••• b8, are the

bin~ry

forms of the characters zero through nine.

coded decimal

Ry stripping off

the b1s b5 ••• b8 from each input decimal character through
the use of a suitable software subroutine, the standard sixteen bit memory word length can be used to store four diE;its

rather than two.

A second subroutine was developed to rein-

sert the bits b5 ••• b8 during printout.
unfortunately this method of compressing input in:format1on can not be used indiscriminately.

only inputs which

are known to contain onl.y decimal information can be compressed.

Decimals which occur intermixed with letters must

be t:refl.ted as eight bit coded, alpha-numeric characters and
stored eight bits per character, two characters per memory
word.
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Since the representations for the addresses and micro-

es:ponent pert.

instructions above consist entirely of numerals, they may be
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reduced to s1xteen bit words by using the input compressing
technique described earlier.

The user-level instructions,

however, consist entirely of literals and must be handled
dif!erentl.y.
Each three character, mnemonic, user-level instruction
is twenty four bits long as it originates_ at the keyboard.
If modified by the method used to compress the ASCII coded
decimal. characters, a twelve bit representation would result
comprised of the bits bl ••• b4 from each character which
makes up the mnemonic instruction.

The mnemonics were as-

signed to be .easily remembered and assure a unique twelve bit
coded instruction.
Th1s twelve bit code, though easily obtained, does not
provide a minimum hardware solution to the instruction decoding logic minimization probl.em.

To facilitate decoding

each user-level. instruction was assigned a second representation for use within the computer.

Since these two repre-

sentations differed, a table-lookup method of converting
from one to the other was established.

The internal repre-

sentation for each mnemonic user-level instruction has the
same form as tnat of a micro-instruction.
The second, or data input format assumes that the
information entering from the keyboard 1s as shown in figures ), 4 or 5.

A subroutine is used to strip off the

decimal point, character "E" if it exists and normalize the
exponent part.

39

~mum

Normalization entails adding the

absolute

value any exponent 1s permitted to attain in the computer to
the exponent part or each data word that enters the computer
from the keyboard.

The inputted exponent parts can be

either positive or negative in sign but their absolute values $-re always less than or equal to the val.ue of the normal.izing constant.

Therefore~

the normalized

expone~t

is

always a positive number whose magnitude lies between zero
and twice the nor.Qla1iz1ng constant.

Thus the arithmetic

operations are significantly simplified since they need
only constder positive Si6Iled exponents.

clearly,. before a

result can be outputted to the keyboard, this normalizing
constant must be removed.
once the,alphabet1.c characters have been removed from
the input data word i t too can be reduced using the input
compressing technique described earlier.
The third and final input format is used to store an
atpha-numeric text for later printout.

Since it was shown

that the input compressing technique could only be successfully applied to numer1c characters, inputs in this format
are stored as they are received from the keyboard.

This

requires eight bits per character rather than four and two
characters per memory word rather than four.
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V.
A.

SYSTEM DEFINITION

D3I''INITION OF REGIST€RS

An inspection oC figure

13 shows that the basl.c proc-

essor contains three major registers, three control counters and various one oe11 registers.

Also shown but not

described in deta11 in this paper are the· computer's memory,
control circuitry and adder block circuitry.

For more infor-

mation regarding the design implementation of these areas as
well as the basic processor, the reader is referred to the
literature.)
The term cell is used to denote a. single :flip-flop.
The term digit is used throughout the following discussion
and denotes

a.~four

cell grouping of flip-flops whose value

is constrained to the binary coded decimal equivalent of the
decimal dig1 ts zero through nine.

Digit pos1t1.on refers to

a physical location in a register.

Figure 13 defines the

location of each di g i t position in each register.
Each reg ister is defined in terms of its overall system
function.

In addition, each micro-instruction which affects

that register is listed and defined.

In later sections

these instructions will be logically combined to provide the.
user level instructions postulated in section III.
A re g ister
The A register serves as a memory input-output buffer
register and as such, forms the heart of the computer.

In
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its entirety it consists of the As eell, the main register
comprised of digit positions Al ••• A8 and a one digit overflow

re~ister

AO.

The sole purpose of the AO register is to

catch and store information which is right shifted out of
digit position Al of the main refister.
the A

re~1ster

followin~

Due to its key role

is the most complicated of all, providing the

micro-instruction set.

P(A) • A- The digit positions Al ••• A8 of the A register are right cyclic shifted one digit position.

In

addition, the AO register and

di~it

position A8 both

assume the contents of the Al

di~it

position after the

execution of this instruction.
3 - A- The digit positions Al ••• A4 of the A register

assume the values of digit positions 3l ••• h4 of the B
re~ister.

D • A- The digit positions A1 ••• A4 of the A register
assume the values of dip:i t nosi tions 01 ••• D4 of the J
re;rister.
L(A) -

R~A)

-The digit positions Al ••• A8 of the A

reFister are rir;ht open-ended shifted one di,;:i t position.

·rhe

di~:,i t

position A8 of the A register is

cleared and the AO reFister assumes the contents of the
Al digit position with each execution of this lnstruction.
0 - A8 - The

dl~it

oosition A8 of the A register is

cleared.
A8 .. AS - ·rhe least si(l.;nificant cell of the dir:ci t
position A8 is transferred to the AS

re~ister.
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D12 - Al - The value ot the digit position Al of the A
register is set equa1 to the va1ue of the d1g1 t position 012 of the D register.
N-

A1 - The value of the digit position A1 of' the A

register is set equal. to the value of' the N register.
Read A- The contents of a specified memory location is
read into digit positions Al ••• A4 of the A register.
store

A -

the A

reg~ster

'!'he contents of' d1g1t positions Al ••• A4 of
is stored 1n a specified memory location.

B register
This is the s1mp1est of the three main registers.

It

consists of' two parts, the s1ngl.e cell. 3s and the main register comprised of d1g1t positions Bl ••• B8.

The function

of the d register is to hold one of the two operands during
the execution of instructions which require the use of two
operands.
P (B) .. B - The d1g1 t post tions Bl ••• B8 of' the .B register are right cyclic shifted one digit position.
0

~B8-

The digit position B8 of the B register is

cleared.
A

~ B -

The digJ. t post tions Bl ••• B4 of the B register

assume the val.ues of' the digit post t1ons A1 ••• A4 of the
A register respectively.
AS ..

Bs ... The Bs register is set equal. to the As reg-

ister.
Bs' .. Bs - The Bs register is complemented.

D register
The D register serves as the computer's input-output
buffer register.
~eaves

A~l

information which either enters or

the computer must pass through the D register at

digit positions Dll and 012.

In addition, this register is

also used to retain results between the execution of success! ve instructions.

·rhe D ree,ister consists of a os

a main register comprised of dibit positions 01 ••• 012.
twelve digit

~~ngth

complete

interns~

part and

norma~ized

and

eel~

The

of the main register can accommodate one

data word consisting of sign, fractional
exponent.

P(D) - 0- The digit positions 01 ••• 012 of the D register are right cyclic shifted one digit position.

A- 0- The digit positions D1 ••• o4 of the D register
assume the

va~ues

of the dil:':it positions A1 ••• A4 of

the A reeister respectively.
As - Ds - The os register is set equal to the AS reBister.
3s -

Ds - The Ds register is set equal to the Bs

register.
(AsBs' + As'Bs) • os - The Ds register is set equal to
one if the values of the As and Bs registers differ.
Ds • 012 - The least significant cell of the digit
position 012 of the D register is set equal to the value
of the Ds register.

The other three cells of digit

position 012 are cleared.

~

register
This three cell register serves as the main control

counter and 1s used to keep track ot m1cro-program loops.
The m1cro-1nstruct1ons associated with i t includes

4 • M - The value

o~

the binary equivalent

the M register is set equal to
o~

the decimal value 4.

7 • M - The value or the M register is set equal to
the binary equivalent or the decimal value
M -

1 • M. -

.7 •

The decimal. equivalent of the value of the

M register is reduced by one.
N register

This four cell

M register.

re~1ster

serves the same function as the

The N register is normally used when the M

reg1 ster 1s in u.se.
0 •

N - The value of the N register is set equal to

zero.

8 • N - The value of the N register is set equal to the
binary equivalent of the decimal value 8.
N - 1 • N - The decimal equivalent value of the N register is decreased by one.
N + 1 • N - The decimal equival.ent value of theN register is increased by one.
Al • N - The N register is set equal to the valu·e of
digit position Al of the A register.
Dl •N- TheN register is set equal to the value of
digit position D1 of the D register.
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R r!§1&ter
A].so a four cell. control counter, the R register is
used when both the M and N registers are unavailable.

3 •

R - The value of the R register is set equal to the

binary equ.ival.ent of' the decimal. val.ue

a register is set equal to

8 ... R - The val.ue of' the

binary equi val.ent of the decimal. val.ue

R- 1 • R - The
R

registe~

dec~l

3·
the

a.

equival.ent of the value of the

is reduced by one.

Adder Bl.ock
The adder bl.ock is capabl.e of perf'orm1ng the algebraic
addition of' two dec1.mal digits.

The manner i.n which this

capab1l.ity is·eontroll.ed makes possible al.l. other arithmetic
operations ana consequently all higher order subroutines included with the computer's software system.
t~

The function of

ad4er block is to combine the contents of' the A1 and Bl

digit positions of' the A and B registers respectively.

The

result is corrected f'or the six unused states in the binary
coded dectmal format and is stored in the digit position 01

of' the D register.
Within the adder block the states ot each of three
separate one cel.1 registers may be specified.

setting the

Y1 register equa1 to one for.ms the two's caaplement of the

inforaat1on 1n the A register.

With Y1 set equal to zero,

the tRtoraat1on coming from the

A

register arrives unchanged.

The Y2 ;register affects the 1.nfo:rmat1on coaing :from the B
regi~r

1& a elallar ..-nner.

Finally, the QB register
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provides a storage location tor the carr7 which may be generated during the add1t1on operation.
Since the adder block is per-manently attached to the
Al, B1 and 01 digit positions or the A, B and D registers
respectivel.y, these registers must be made to right cyclic
shift.

This permits each of the digits

o~

the addends to be

combined serial.l.y in the order of' 1ncreas:tng digit we1ght.
0 •Yl

- The Y1 register is set equal to zero.

1 • Y1 - The Y1 register is set equal. to one.
0 •Y2 - The Y2 register is set equal. to zero •

1 .. Y2 - The Y2 register is set equal. to one.
0 .. @

-z

..;

The QB register is set equal. to zero.

register
The Z register is a one cel.l. register which is used to

store the resul.ts ot various simpl.e tests.

Each test can be

conducted by executing one of the foll.owing m1cro-1nstruct1ons.
(AsBs' + As'Bs)' • Z- The Z register is set equal. to
one if the AS and 3s cells are equal.
(AO

>

5) .. Z -

the dec1ma1

The

z

register is set equal to one if

eq~valent

value of the AO overflow regis-

ter exceeds five.

(AO • S) +Z- The Z register is set equal to one if
the decimal
t~r

equiv~ent

value of the AO overflow reg1s-

equals f'1 ve.

(68 • 0) .. Z - The

z

register is set equal to one 1f

the decimal. equi. va~ent val.ue of d1g1 t

posi t1on AB of

48
the A register equals zero.
(D

> 8)

• Z - The

z

register is set equal to one if the

decimal. equi val.ent value or the expression o4x103 +
D3x10 2 + D2x10 + Dl exceeds eight.

01 ••• :o4 are digit

posi tiona of the D register.
( 012 = 0) •

z -

The

z

reg1.ster is set equal to one 1 f

the value of the :least · significant

eel~

of digit posi-

tion 012 of the D register equals zero.

z

D12 • Z - - The

register assumes the value of the least

significant cell of digit position D12 of the D reg ister.
(D5 = odd) • Z - The Z register is set equal to one ir
the decimal equivalent value
the D

re~ister

o~ di~it

position

D5 of

1.s odd.

Yl • Z - The Z register assumes the value of the Yl
register.
QB • Z - The Z register assumes the va1ue of the QB
register.
QB' - z - The

z

register assumes the value or the com-

-plement of the QB register.
mO • Z - The Z reg ister is set equal to one if the
decimal equivalent value or the M register equals zero.
nO -

z -

The Z reg ister 1s set equal to one if the deci-

mal equivalent value of the N reg ister equals zero.
rO - Z - The Z reg ister is set equal to one if the
decimal equivalent val.ue of the R reg ister equals zero.
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B.

lllCRQ-PROGB.AMMED

SUBROUTIN~S

The importance of the
the

mi~mizat1on

~oro-programmed

subroutines to

of the entire software control system was

cl.early ind1cated in the control section of this paper.
Each subroutine which has been established is described below since most of these subroutines will be referred to in
a later section.
P4(A) •

A

When executed, this subroutine right cycl.ie shifts the
contents of the A register four digit positions.

The index

register M is in1 tial.ly set equal to four and counts in a
descending orQ.er with each execution of the instruction
P(A) • A until the contents of M equals zero.

With the ex-

ception that more than one register may be involved, the subroutines P4(.A., D) .,. A, D and p4(A,B, D) .,. A, B, D and P4( D) • D
are similar in intent to P4( A) ... A and will not

be

descr1 bed

in detail.
R(A) • L(A)

This subroutine creates a Virtual. open-ended left shift
of the A register by first inserting zero into digit position A8 then right cycl.ic shifting the A register seven digit
positions.
L8( D) .,. R8( O)

This subroutine open-ended right shifts the digit positions D5 •• • D12 of the D register.

During execution these

dig1 ts of the D register are transferred to the A register

where they are open-ended right

sh1~ted

and returned to the

D register.
H8(D) .. L8(D)

This subroutine

~eft

open-ended shifts the die,it posi-

tions D5 ••• 012 of the D register.

It makes use

o~

the sub-

routine R(A) .. L(A) and therefore, the A register must be
unoccupied when this subroutine is executed.
Clear 0
This subroutine makes use of the R8(D) .. L8(D) subroutine to set the val.ue of digit positions 05 ••• 012 of the D
re~1ster

equal to zero.

A(4) + 8(4) - 0(4)
This subroutine makes use of the adder block and algebraically combines two, rour di61t numbers.

one is stored

1n the di g i t positions Al ••• A4 of the A register and the
other is stored in the digit positions Bl ••• ::~4 of the B register.

The result of' the execution of this subroutine is

stored in the D ree;ister in the d1g 1 t pos1 t1ons D9 ••• 012.

AS described earlier, the use of the adder block requires
the initialization of the Yl, Y2 and Q8 reg isters.
0(4) + K •

D

This subroutine combines the di g i t positions D1 ••• o4
of the D reg ister with a t'our di6 i t constant K.

The con-

stant K must occupy the dig i t positions A1 ••• A4 of' the A
re g ister prior to the execution of this sub routine.
the A(4) + B(4) -

As with

D(4) subroutine, the states of Yl, Y2 and
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QB must be specified.

The result remains in the D register

1n digit positions D1 ••• o4.
MAG( D - K)

>

0

The execution of this subroutine subtracts the contents
of digit posi tiona 01 ••• o4 of the D register from the 4
digit constant K.

Pr1or to execution, K must occupy the

digit positions Al ••• A4 of the A register.

The QB register

stores a borrow 1f the contents of D were greater than the
constant K.

The D register is restored to its state prior

to the execution of this subroutine.
RND(D)

This subroutine examines the contents of the D register
digit positions D5 ••• D12 and determines whether or not the
result stored there is in a predetermi.ned form.

That is,

the digit position D12 should be equal to zero and the digit
pos1 tion 011 should be non-zero.

If this is not the case,

the contents of D5 ••• 012 is shifted lef't or right by an appropriate subroutine and the value of the exponent is adjusted accordingly.
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C.

USER-LEVEL INSTRUCTIONS

The aser-1eve1

~nstructions

postulated in section III

were grouped into six different groups, each containing at
least two instructions.

The purpose of this portion o'f the

paper is to familiarize the reader with each user-level
instruction.

In general, these are the only instructions

the user will need to write the most

compl~cated

program.

Program Control Instructions
The computer executes stored

1nstruct~ons

until a branch instruction is encountered.

sequentially

Two types of

branch instru·ct1ons have been provided for program control.
Uncon~tional

Branch (UBH) - The execution of the un-

conditional branch instruction causes the contents of
the memory address register to be replaced With a user
spec~f1ed

address.

Instructions beginning at the spec-

ified address are executed in the normal. fashion.
conditional Branch (CBH) - The second, the conditional
branch instruction, looks to the value of the test (Z)
register for control.

If the value o'f the test regis-

ter is zero. the conditional branch instruction is ex'
ecuted as if i t were an unconditional branch instruction.

If the test register has the value one, the con-

d1tiona1 branch instruction is disregarded and the instruct~ons

which follow it 1n the normal sequence are

executed.

Both the conditional and unconditional

branch instructions require that the address to be
branched to be specified.
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Conditional branches are made possible by the
~oro-instructions

register.

which establish the

v~ue

of the Z

These were defined earlier in this section.

Unfortunately, the use of these

~oro-instructions

re-

quires a thorough understanding of the organization of
the computer.

Therefore, two user-level instructions

have been established to provide program loop interruption when used 1n conjunction with a conditional
branch
D

>K

st~tement.

Test ( DGK) - The contents of the input-output

buffer (D) register is compared with a constant K.

If

D exceeds K, the Z register is set equal to zero.
Otherwise the Z register is set equal to one.
D < K Test ( DLK) - The contents ot: the lnput-output butfer (D) register is compared with a constant K.
1s less than K, the
otherwise the

z

z

It: D

register is set equal to zero.

register is set equal to one.

Print Instructions
Print Data - The execution of this instruction causes
the contents of the input-output buffer register to be
printed out on the typewri.ter.

The reader may recall

the data compression technique described in the inputoutput section.

DUring input, 1.n:format1on such as the

decimal point, character "E" and half of each ASCII
coded numeral was discarded.

Before the keyboard de-

coding logic w1l.l recognize each output data character,
it must be restored to its ASCII format.

An output

data conversion subroutine was established to accomplish this.
1.

The subroutine determines the sign of the fractional part of the data in the input-output buffer
register.

Having done this, the proper ASCII code<i

sign is temporarily stored in a printout table established in memory.

This table accumulates the

converted output data word characters until convers1on is complete.
2.

The subroutine expands each binary coded decimal.
cM.racter in the :fractional part of the output data
word to its ASCII representation.

The fractional

part .of the data word occupies digit positions

D5 •••.. 011 of' the D register •
).

The subroutine inserts output data word format symbols {decimal point, spaces, character "E") into
the proper places in the printout table.

The inter-

nal. data word which occupies the 0 register is always assumed to have a leadin& decimal point.

That

is, the fractional part of the contents of the D
register is al.ways greater than 0.100,000,0 but
less than or equal to 0.999,999,9.

4.

The subroutine unno::rmalizes the exponent part of
the data word in the input-output bu:ffer register.
The exponent part always occupies digit positions
01 ••• D4 in the :0 register.

5.

The subroutine stores the properly· encoded sign
fer the exponent part and converts each exponent
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digit to its ASCII representation.

6.

The subroutine prints out the entire data storage
table.

All output

data~

regardl.ess of its form

when inputted, is outputted in the form shown in
figure ).
Print Al.pha-numeric - This instruction is used to print
out the contents of a table of characters stored in
memory.

The table is of variable length and 1s gener-

ally used . to provide error messages, instructions and
program titling information.

To use this instruction

properly, the user must specify the memory address of
the first entry in the table.

Included in the table as

the first entry, is the memory address of the last entry in that table.

A software subroutine continues to

transfer information from the table to the ty-pewriter
starting with the second entry and continuing until the
last entry is transferred.
\rithmetic Instructions
The instructions included in this group operate on the
~ontents

of the input-output buffer register.

With the ex-

ception of the absolute value {ABS) instruction, each re:JUires that the user specify the memory address of a second
operand.
Ab$olute Value (ABS) - The absolute value of the contents of the input-output buffer register is obtained
by setting digit pos1 t1on 012 equal to zero.
Add ( AOD) - The contents of the input-output buffer
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register is added to the contents

o~

the memory address

specified by the user.

The sum is left in the input-

output buffer register.

As an example of a typica1

micro-programmed user-level. instruction, the ADD instruction is expanded in Appendix A.
Subtract (SUB) - The contents of the memory address
specified by the user is subtracted from the contents
of the input-output buffer register.

The difference

is left in the input-output buffer register.
Multiply (MPY) - The contents of the input-output buffer register is multiplied by the contents of the
memory address specified by the user.

The product is

left in the input-output buffer register.
D1 vide ( DVD) - The contents of the input-output buffer
register is d1 v1ded by the contents of the memory
address specified by the user.

The quotient is lert in

the input-output buf:fer register.

The remainder is

used to roundoff the quotient and is not available to
the user.
Memory Reference Instructions
Read D (RED) - A data word is transferred from a specified memory address into the input-output buffer register.
store 12 ( STR) - The contents of the input-output buffer
register is transferred to a specified memory address
for storage.

igonometr1c Instructions
All the instructions

inc~uded

in this group operate on

e contents of' the input-output buffer register.
IN), cosine (COS) and arctangent (ATN}
veloped by a power series technique.

~ct1ons

The sine
are

The hyperbolic sine

NH) and hyperbolic cosine (CSH) functions are obtained
·om their exponential. definitions.
·g ari thmic Instructions
The execution of the exponentiation instruction (EXP)
.ises "e" to the power of the contents o-£ the input-output
Lffer register.

This function is generated from its power

:r1es representation as were the trigonometric functions.
The f'inal instruction, natural logarithm (LOG), 1s obLined by an iterative technique using the exponentiation
Lstruction.
~gister

The data contained in the input-output buffer

is replaced by its natural logarithm.

ERROR BADTSIS

':·~,~·

The 00lll'.P1l'Sat1ona1J \i:~re

i;ener&~ed' ln""~ celapuiter~ 8\~tr·

Lal. to thbse which woal.~i' re~t

:-e performed. by 'band.
1

i."' itbe':·w.S•" eai.*CUlat1ons
1

In genWtrd\ lth4t'''

~-'b<f:f~ iftrbrs

be snm'laar.\. zed as f'eJ.lG11'S':

1.

91~

only s~¥et1. tll.gl'l:$ o1: pftelMOnl~·Ul&Wed:;,r

li!Ost· cal'&ul:i1~1oh8 areJ" ~e~
o~ ei-ghth

e,gt-t"''i*

tmtiJ.t taW' 'bvet-~!:aw

t~~~u~>~ ~~·- t~

,...

<ltd tl"'·aila~

t;he' · stt~~

cllgt. It M:-11' re~tiee. ·~~~a,riane·'trtxe"th•r

a

1s required.

~d-of:f

If the seventh d1g1 t is

e'ftrt'abtl 'the o-ft-Ml.ow d!.g-1.\ w·t~~t~~ ~·
to fi"r'e··,

11f'

·nb

roUh:d•c;i~t~~.il!latt' ~Wh ~1t

~ 1m@ ~

overfl.ow digit is greater than f'1ve,

the seventh d1g1 t 1s increased by one.

If the s.ev-

enth d1g1 t is odd and the overtl.ow d1g1 t 1s l.ess

than f'1ve, no round-off occurs.

If the seventh

digit is odd and the overflow d1g1t 1s greater than
or equal to :five, the seventh d.1g1t is increased b7

one.
2.

Special pro bl.ems, such as those associated w1 th
d1 Vision by zero for example, are avo:l.cled by testing the operands before operat1Dg on t.bem and pr1n't-

1ng appropriate error messages (DIVISION BY ZERO).
If the above cond1 t1on were actual.l;r eaoountered

during the execution ot a progrea, th:e 1nstnct.1on
would not be executed.
).

All tr1gcmometr1c and logar1tmuc t\metlons are

generated by mathemat1oally we1.1 behaved power
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series expansions.

Depending upon the value ot the

operand, a sufficient number of terms of the series

is generated until the result contributed by the
next term. 1. s neg11g1 ble w1 th re.speot to the sum
thus far accumuLated.

One quantity is considered

negligible with respect to another 1n the computer
1f 1t 1s l.ess than or equal. to 10-8 times as l.ar~e.

Th1 s is one order o!' l:B8gtl1 tude less than the maximum

p~c1s1.on

of seven digits allowed in the com-

puter.
4.

As with

orr

a~~

errors

floating point operations, the round~traduced

becom.e cwau1at1 ve.

after each camputat1on can
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VI.

SUMMARY

It has been shown that the commercial.l.y avail.abl.e
.eotronic cal.eul.ator is not a sui table substitute for the
~11,

general purpose digital. computer.

te to the inherent

li~tations

This is primaril.y

of the el.ectron1c cal.cu-

ltors in the areas ot input-output, control and memory.
A computer system

org~zatian

has been derived and

:-esented based upon design objectives of low cost, compacttss and user convenience.

In add.i tion, a set ot user-l.evel.

tstructions was postul.ated which provides the user with the
)Ol.s to solve his everyday scientific and ensineering prob~ms.
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APPENDIX A
~LE

USER-LEVEL SUBROUTINE

The micro-programmed ADD subroutine is presented as an
llustration of the adequacy of the sof'twa.re organization to
rov1de the user-level instructions postu1ated in section

ri.

All of the postulated instructions have been micro-

rogramm.ed but are omitted f'rom this paper due to their
The ADD subroutine is periodically interrupted by

!ngth.

.brief explanation o:f the intent o:f the preceding set of
1struct1ons.
The

•m• number l.ocated to the left o:f each instruction

Lgn1f'1es the relative location in memory of' that instrucLon.

These relative memory addresses are used throughout

"le example as branch-to addresses.

The reader may note

"lat only the numbers in the series mO ••• m49, m100 ••• m149
1d m200 ••• m249 are used.

This is a characteristic of the

:>dulo 50 memory addressing scheme described in section IV.

When the add instruction is executed, the addend is
ssum.ed to be in the input-output (D) register.

The augend

s stored in memory.

mO

read A

m1

address of eXponent part of augend in memory

m2

A

m:3

D •A

•B
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The exponent part of the augend, which 1s stored in
tory, is obtained and transferred to the B register.

'l'he

tonent part of the addend is transferred into the A regis••

m4

1 • Yl

m5

0 •

m6

0 • QB

m7

unoond1 t1onal. branch

m8

address A( 4)

m9

QB • Z

m10

conditional. branch

m11

address m.18 i t

Y2

+

B( 4) • D( 4) subroutine

z

=0

The two exponents are coapared by subtracting the expoLt

in the A·register f'rom that in the B register.

A test

the borrow register 1.s made to detend.ne i:f the resu1t is
:1 ti ve and there :fore meaning:ful..

m12

0 • Yl

m13

1 • Y2

m14

P4(A,B,D) • A,B,D

m15

P4(D} •

m16

uncolld1.tional. branch

m17

address m?

D

If' the resu1t was negative, the answer in the D regist.r

ot no val.ue.

'!'here :fore, the exponent 1.n the B register

t be subtraoted from that in the A register.

m18

Pit{A.,B,D) • A,B,D

6)

m19

P4(D) • D

m20

(D

m21

cond1 tional branch

m22

address m26

>

8) • Z

1r·z =

0

The d1:t'terenoe between the exponents is compared with

number eight to determine whether or not the operand
the

saal.~er

exponent mu.st undergo more than eight open-

d right shifts.
m23

8 • N

m24

uncondi t1onal. branch

m25

address m27

m26

D • N

The required number of rtglJ.t shifts 1s stored 1n the N
ster.

z

m2?

Y1 •

m28

cond1 tional branch

m29

address m)1 if

mJO

B • A

m)l

A • D

z=

0

Depending upon whether the exponent stored in A was
subtracted from that stored in B or otherwise, the
nent part of the answer 1s placed in the D register.
m)2

read A

m)3

address m1

mJ4

unconditional branch

m)S

address aes:t address subroutine

m)6

store A

·a~:,

J868)

llllboncM. t1onal branch

·~
arl«l'·
\

'»be-n~·-

ro-r

·~,ttb~rletdli t#rG~t ;~llet

~

t:Jibti.O"rt&l'ie

•:'Qhel

t:wot. b'act:Loual. par'&s

o/addreaa• of<: the

8i4d;.<t~uttne

e~en't

ot

:;

the augend

part and:

in~

.,

at the appropriate points.

_,ad. 'A
.-u:pes:s~

ot rract1onal. part #1

~

al~ees

ot :Cracttonal. part #2

aifl~

-.oft.,~"-:.·*~"·

CJ!.;

II&..

~\

.:....

-~
')He". ftentSPe :(~'&lom:al. part

a mi!IBOry

.aa rsblored

cedl.~ ~115 theil

of the augend is obtained

in tb~ A register.

The sign is

As •g1 ate r.

m49

Yl •

m10·0

conditional branch

m101

address alOlf. 1f Z • 0

m:102

uaeena1 t1onal branch

Z

m10:3
·~~--t d~

t

.-.~the

. . .~. n

register determines 1t the fractional.

........ - .

~"~'tted.

-~o~

1M - '1. ·• .f i

Wll:b~

~til .. ~

\JB<1.;() 1

4bft4-1 't1 ow-el \iJ;rut:cl:l

•1;()"8

raddlre'S8 flti.0:4 l 't

z * ()

'l · tnte

'rra.bt!~als p•·r t.?·

et

the tll.\'gftllt:f>ll.uat ~t mot!ll.T·ied,

•zce01111p1l:Sl:u~~: -~· 1 Ti.ghit · ttp~-eftd.ed! . std.·ru~

l
& t>

~f

~~

A.e 4-egi.a~err, a

1'1\lmber -r~

ot'lal! a::.

the'

~on-

eq~r., ·t'i)d 'the

con-

reg~"!I~'A~~ r

·fle t

lilt&'~

allO
all'

!fd)(2
_.,~ -

m116

al 32
nt117
a1 )1

P4(A,D) • A,D

v ...

'(1

A8 • As
Ail - r,.;.s

Dl118

G • A8

ml

0 - y,·

V+

The fractional part ot the augend 1s transferred to the
m1 J 5
P t.q ···. ~ ...
·eg1ster, including the sign. At the saae time the fracmt)c

:.

...

')?

•na1 part of' the addend stored in the D "g1ster 1s trana•1.3?
\:;.r._r.~~;~. r.~·~.l . . :. CH.~·ht ~
· !' . ~J..t~c···
·red to the A register. The sign of this operand 1s
ml )8
~ced

!\rhlre ;1141 .11) 4 ·'

.,.. 3 ( ._,..) .... ;,; : ..... ,

in the As register.

a1)9

W'i.(:i;(.-4'~41 t;

l cn.al

1 ,;r&.n(:t;

-'~9
aa.t~
u~l
,{j,.

·2ih~

ail~ea

k<4l\!

al2f if
~ Arlt

z •

0

? '•·• . ; .; .• ' ,. ;. ~

,~123

z

•124

nO ..

lll12.$

cond1 t1onal branch
address m122 if

z =0

The Yl register is tested to determine if the frac,

~.

~1

part of the addend which is now in the A register
'

at be aod1f1ed.
'~it )&~

If so, the A register is open-ended right
E4, -~:·

,

'1

: ~ ·:

;f

'

.

/'·

Lt"ted and the N register adjusted accordingly.

aset

4£••~•1,w:.+ ,~j.s:'Bs)' •.

z

atei

'""'d1

•tet

44,4~t.,@z\''•l4J 1{ ~,,= 0

41'39

~9. . . ~. .1; \lr$rl~h;:.

-~~'~

M:d»et.a

t~.onal branch

al J2

1\80 ·;s1gJJIIl.1•• Q8,;i:c~t ,,,,g@rg41!f ~e compared to determine 1 f

'Y &l"f ,, tbe,.:,l-111'1 ~:,,@r;,:,fi~tferent.

As .... OS
Jt.~

m134
-~~,- ~~~-; t~

m136

0 .... QB

81,?

lpl.Q;OJi'dJ. t1cnal

al38

ad4r•ms

•'*"
•*to

v.n~fli tional

.,.,

ad.u•sa.
>(c

-v

"''' ·'

A( 4)

4( 4)
--,

branch

+ B( 4) ...; D( 4) subroutine
branch

+

B ( 4} ..... D( 4) subroutine

. . .BfU.t(J~ ).}~·~

a,tf.J
•«W~••• ---~
,lft !Jhe dgl,lfl:tf.ft,~:•U l'lflt\•"·th,e two fractional parts are

:t4)

8" ~~rl'"~

.t~~ft t ;:• ..:~ ~

i:I~~rut
~ "·:$146•1. 8

6 :!6~~
tt ,[t

•!l ...

a14
Pit· D) • u
of 4t,M ..... 4'1H.1lt 11 'tl~.

tt:.·"'·'-""

...:.::.

lD.l 7
lUlOOn41t;10b*L ortmOs1
l·e 11 ~~"•s.1s~er~~:
a1lt8
address A(lt) + B{4) •

D(4) subroutine

siN·

_.aadlt1oaal. branch

11191l

~~~f-);~+a~'#)

atilt

Qlc!~··

iliH

~9Pf.hl.P~~~h

811c9

MVHII tJ3H11t

~-

M~~.d!l\~•1

PIIM>

••,,.,. "'~!~('~} ~·~;

~~;

·~~

:'

•

D(4) 81.lbrout1ne

i

~~~ . 0

an&A:4ett.~~'Al1.r~tWP4AI· Q+tt'e~.

~F

1J!'t

~~t~:~

.:twflt

,tb,: pq:tj;&p.tf of the

~- th6 A ;e~1_,~,1:,

~t·;

.f

..

A*l~~ ~.;.f\~LII:~··.Jr&~~i...larg~ ~ P~·~ Arlng-~
~~J~~qNM1rn~~~Pft)~W#t\l:t

is the same as the sign ot

contents ot the A register.
l'l.;~;?j.

A

~v

slit~~

~

,g.~a

~

~~,

~

,N(~):::;• D

~

U.1Pll~4 .ir~ ,,_.. •.'1 .. b'I'!Aitlch
~~~

~

~.... M:ft.>

A'~

rr l!(lU

!;/'* D(4}

'I'P~te:FtW.~b~

subroutine

'
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~

· (f

r111•

tn tia~la~'t( Jf)r

a?'l _<.

B.s -

r~J

v~

~~

at o..

'.>
~
~,
..... ..--~...

+t !lit( lf)Oii:.l~

;HtJI)· aubroutlDe

ns. .,

. - n ~..

tl\,,., .c~!'-¥ · ~ -~ ,r: ~o., -~ reg1aHr waa larger than

e

& ~It.I·~~
~tr1 .~~;r:.
·~
Oi!
~:# .~

e 8 ,trs 1!~tAJ r.:-1 ~ ·{1

·"".::~~1·~
_,}_cA.
, .. ;e,i~•1;~~ ~-~A::"'uq~~~~~
'o

....

'roa

}.~~h~~ ~~~~~ ~~~~~ ;Tjhe•. "'.

~:r R!.. t . , r'fA.~ ,}fJ ~..qe ~•.,.tt •~-~,J;~v,J.$ 1 ,-Qt::..r -~ AQn~nta

't

lg

•

""

.-1 'te ·. ....
'

" -

.•.._,.
•n

m216

D12- Z

m217

oond1 t1·ona1 branch

m218

address a223 1.f Z • 0

a219

uncond1t1GD&1 branch

m220

address L8(D) ... R8(D) subroutine

m221 ·

uncond.1 t1ona1 branch

m222

address HND( D) ... D subroutine

The most aignif'ioant digit pos1 t1on of' the D register

checked to determ1ne whether or not an overt1ow has
·e1oped.

If so, the tractional. part of' the D register 1a

tted one digit position to the right -a nd one 1a added. to

exponent part of the answer.

a22)

read A

m224

address ot normal1z1.ng constant

m225

uncond1t1ona1 branch

m226

address MAG(D -K) > 0 subroutine

a227

QB •

m228

cond1t1ona1 branch

m229

address m231 1t Z • 0

Z

A check 1s DLS.de to see that the exponent ot the result

lies w1 thin the range of the computer.
m.230

OS • 012

m.231

print alpha-numeric

m232

address of message to the user (OVERFLOW)

An appropriate overflow message is printed out if re-

quired.

The sign of the result is inserted into the D

register which contains the answer.
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